Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/NXP Semiconductors/QN908XC/WDT/MIS#0x0
interrupt mask register
Enabled interrupt status from the counter
https://github.com/cmsis-svd/cmsis-svd-data